This article investigates the use of many-core systems to execute the disparity estimation algorithm, used in stereo vision applications, as these systems can provide flexibility between performance scaling and power consumption. We present a learning-based runtime management approach that achieves a required performance threshold while minimizing power consumption through dynamic control of frequency and core allocation. Experimental results are obtained from a 61-core Intel Xeon Phi platform for the aforementioned investigation. The same performance can be achieved with an average reduction in power consumption of 27.8% and increased energy efficiency by 30.04% when compared to Dynamic Voltage and Frequency Scaling control alone without runtime management.
INTRODUCTION
Stereo vision has become more pervasive in embedded and physically-constrained systems. Disparity estimation (DE) algorithms are used in stereo vision to calculate the depth of objects in a scene. They are used in such applications as video surveillance, autonomous vehicles, and mobile robots (Cyganek and Siebert 2009) . Algorithms need to satisfy real-time performance demands, with high matching precision and low power consumption. The choice of estimation algorithm 41:2 C. Leech et al.
and implementation platform are both important factors to meet these constraints and produce a viable embedded stereo matching system.
With the appearance of stereo vision algorithms in dynamic environments, where constraints can change frequently, achieving runtime power scalability without sacrificing real-time performance has emerged as the next challenge in this domain. For example, in autonomous vehicles the performance requirement may be driven by the content in the scene as objects that are closer require a higher frame-rate to update their depth faster . We predict that software implementations on many-core architectures will allow dynamic scaling of algorithms and platforms to balance performance and power constraints. An adaptive runtime management approach has been developed that employs a regression-based learning method to find power/performance tradeoffs between frequency and core scaling, with the aim of increasing energy efficiency and extending device battery life . To the best of our knowledge, this is the first study that investigates a many-core implementation of the DE algorithm, employing runtime management to achieve a tradeoff between power and performance. This article provides the following contributions:
-Evaluation of the performance and power characteristics of a parallel implementation of a leading DE algorithm within a many-core operating space. -An adaptive runtime management approach for power and performance modeling and optimization of dynamic applications on many-core systems. -Experimental validation of the runtime management approach for the DE algorithm using power and performance tradeoffs on a many-core platform.
The rest of the article is organized as follows: Section 2 discusses related work into disparity estimation and runtime management. Section 3 details the underlining algorithms for DE and their implementation. Section 4 describes profiling of the algorithm on a many-core platform. Section 5 introduces the adaptive runtime manager for optimizing the DE algorithm. Its validation and results follow in Section 6. Finally, Section 7 concludes the article.
RELATED WORKS

Disparity Estimation
Stereo Vision for depth estimation and three-dimensional (3D) sensing has been used across many embedded applications including person counting and tracking (Burbano et al. 2015) , autonomous navigation and obstacle avoidance (Mendes and Wolf 2013; Oleynikova et al. 2015) , and mobile robotics (Karakaya et al. 2014; Solak and Bolat 2015) .
At the highest level, DE can be categorized into global and local algorithms. Global algorithms are formulated as an optimization across parts of the entire image. They produce precise results, with low average error rates in the calculation of disparity values (Scharstein and Szeliski 2002) . However, they typically have complex implementations with high memory and hardware demands which have the potential to limit scalability to higher-resolution images. As a result, investigations have been made to implement dedicated hardware architectures of more precise algorithms, such as Semi Global Matching (SGM) (Gehrig et al. 2009; Banz et al. 2010) and Adaptive Support Weight (ADSW) (Ding et al. 2011; Perri et al. 2013) .
In contrast, local stereo matching algorithms have reduced computational complexity and more localized memory requirements, relying on simpler aggregation strategies (Ttofis et al. 2016; L. Nalpantidis and Gasteratos 2008) . However, these algorithms are prone to disparity errors at depth discontinuity regions due to the use of a fixed local window shape and size (Yoon and Kweon 2006) . To improve matching accuracy, a few attempts have been made by combining or modifying existing algorithms and transforms (Ambrosch and Kubinger 2010; Baha and Larabi 2012; Zhang et al. 2009) , and the most recent Adaptive Support Weight (ADSW) methods are currently the most accurate (Gehrig et al. 2009; Ding et al. 2011; Perri et al. 2013) . They work by assigning different weights to the pixels in the support window based on their color or proximity to the central pixel. In this way, they aggregate only those pixels that lie at the same disparity, leading to improved quality at depth borders (Yoon and Kweon 2006) .
Recently, the use of a Guided Image Filter (GIF) (He et al. 2013) in local ADSW algorithms has been proposed to reduce the complexity of cost aggregation, leading to a high-quality, fast, and simple local DE algorithm (Hosni et al. 2011 ). Due to the reduced complexity of this type of filter, the algorithm can operate at real-time frame-rates for HD images when implemented in a parallel structure (Ttofis et al. 2016 ). This has resulted in the migration of software implementations entirely into the hardware domain on FPGAs (Gehrig et al. 2009; Banz et al. 2010; Ttofis et al. 2016) .
We highlight the fact that these fixed hardware designs lack the ability to perform adaptations at runtime and that power-performance scalability is a key attribute for any application operating on an embedded system. We chose a local algorithm for our experimentation, because it has scalability when implemented in software due to implicit parallelism and low data dependence properties. ADSW and GIF enhancements ensure a high-quality disparity map in terms of bad pixel errors without sacrificing the algorithm's parallelism. Scalability enables operation across a range of power-performance points, depending on system constraints. Furthermore, the memory and computational resource requirements of embedded systems prevent the implementation of Global and SGM algorithms due to their irregular data access patterns and high-complexity algorithms (Banz et al. 2010) .
The approach considered in this work can be categorized as a passive stereo vision method, relying on correspondence in a stereoscopic image pair. Alternatively, active stereo vision approaches use a projector-camera setup with a single light source, such as infrared in the case of the Microsoft Kinect (Usachokcharoen et al. 2015; Stowers et al. 2011) or a structured light array (Park et al. 2015; Tahara et al. 2015) to perform depth estimation. The two approaches are not comparable as they operate on different data sources.
Runtime Power and Performance Optimization
Dynamic Voltage and Frequency Scaling (DVFS) and Dynamic Concurrency Throttling (DCT) are both runtime power optimization approaches that have received significant attention over recent years Cochran et al. 2011) . DVFS is used to reduce energy consumption by lowering the operating voltage and frequency while causing acceptable performance degradation (Etinski et al. 2012) . DCT selects the number of concurrent processing cores and threads during runtime to manage application parallelism and exchange performance for energy (Porterfield et al. 2013; . Both DVFS and DCT control have been used in conjunction as runtime control approaches to achieve minimized energy consumption and a required performance target (Curtis-Maury et al. 2008; Hwang and Chung 2013) . These approaches are based on offline training to learn the system architecture followed by online performance prediction to guide runtime optimization and adaptation.
Existing energy minimization approaches for parallel applications have the following limitations. First, existing approaches (Porterfield et al. 2013) and Curtis-Maury et al. (2008) ignore energy minimization in the sequential part of the application, which can be significant. Second, these approaches (Curtis-Maury et al. 2008; Hwang and Chung 2013) use offline training processes to learn the system architecture and control DVFS and/or DCT. As a result, their models are limited to single use-cases, and their scalability is poor for different many-core architectural allocations of the same application. To address these limitations, our approach encompasses the entire application execution period and uses scalable adaptation based on online model training and an iterative control process to achieve optimized frequency and core settings.
Stereo matching algorithms have been implemented as use-case applications for runtime resource management, with parameters exported that allow dynamic tuning of the tradeoff between performance and result quality Mariani et al. 2010) . To evaluate the runtime management approach, a dynamic workload is mimicked by randomly seeding start time, input data size, and frame-rate parameters for multiple application instances. As in our work, comparison is often made to a baseline Linux configuration (Curtis-Maury et al. 2008 ) or a range of specific runtime manager (RTM) configurations ).
DISPARITY ESTIMATION: ALGORITHM, IMPLEMENTATION AND VERIFICATION
Disparity estimation is a stereo matching process that can extract depth information from a pair of rectified, disparate images in a stereoscopic configuration. The correspondence of a pixel at coordinate (x, y) of the reference image can be found at the same vertical coordinate y within a maximum horizontal bound called the disparity range [0, D) in the target image (Son et al. 2012 ). The location difference of corresponding pixels in both images is called disparity and is used to calculate the depth in meters. DE algorithms mostly follow four high-level steps: cost computation, cost aggregation, disparity computation, and disparity refinement, illustrated by Figure 1. 
Algorithm
The algorithm is composed of four key stages. In addition, one stage of pre-processing is required to create an x-gradient version of the input image and via gray-scale conversion. Cost Volume Construction (CVC) is the comparison of pixels between the two images over a range of disparities d. A cost value is assigned to each pixel p in the left image based on the dissimilarity between it and a pixel in the right image. A truncated absolute difference of colors (M (p, d ), Equation (1)) and gradients (G (p, d ), Equation (2)) are the cost contributions, at pixel p and disparity d (Hosni et al. 2011) . I is the value of each pixel color channel in Equation (1) and the luminance in Equation (2). ∇ x is the gradient in the x direction of the luminance of the image.
A cost function (Equation (3)) is used to balance the contribution from the color difference or gradient difference using a weighting variable α. T c and T д are bounding threshold values for the color and gradient cost contributions, respectively, for forming the overall cost. These variables are derived from the same literature as the algorithm and are set to the constant values: {α,T c ,T д } = {0.9, 0.028, 0.008} (Hosni et al. 2011) . The parameters were found empirically by those authors who do not provide further information on how they were derived. They are the same for every frame,
Cost Volume Filtering (CVF), Equation (4), is applied to each slice of the built cost volume. Filtering is performed using the Guided Image Filtering (GIF) method, using the original color image as the guidance image. q(p, d ) is the filtered cost value at pixel p and disparity d. A weighting function W i, j is used in the filter that favors pixels in the kernel that have similar color to that of the central pixel (see He et al. (2013) for further details),
Disparity selection (Equation (5)) reduces the cost volume down to a two-dimensional (2D) disparity map through a winner-takes-all selection strategy. Selection finds the best disparity d p value for each pixel p from the lowest cost value in the cost volume. D represents the upper bound of the disparity range (0 ≤ d < D), within which the best disparity value must lie. The lowest cost represents the most likely distance of the same point in space between the two images. The disparity value not the cost value is encoded in the disparity map,
Last, post processing is applied to the disparity map. A left-right consistency check, made possible because a disparity map is computed both from left to right and right to left, is used to identify and fill mismatched pixels between the two maps with the closest consistent pixel. A bilateral filter removes any remaining artifacts in the output disparity map by operating selectively only on the corrected pixel locations.
Parallelism
The four key stages of the algorithm, from CVC to post processing, are where parallelism has been introduced through multi-threading to create a number of independent threads. The algorithm is written in C++ with parallelism introduced using the POSIX threads library (Lewis and Berg 1998) . The parallel thread creation process is outlined in Algorithm 1, with the function called from pthread_create (line 12) containing the executed code. Lines 3 to 8 and line 19 describe how levels thread blocks are created, each with block_size threads. Each thread in the block is allocated to a separate core therefore block_size determines the number of active cores. The first inner loop creates block_size threads, which execute simultaneously, and then the second inner loop joins them before the next thread block is created. The threads tuning parameter enables dynamic adaptation of the parallelism structure for each frame. 
Verification and Accuracy
Correct algorithmic function must be observed to verify that a demanding workload is being presented to the system. In addition, functional correctness was used to prove the successful introduction of parallelism and show that it does not adversely affect data accuracy. Table 1 shows that our algorithm is comparable, in terms of pixel errors per frame, to other works. Pixel error numbers are calculated for standard measures (nonocc, all, disc) across the four different image pairs of Tsukuba, Venus, Teddy, and Cones, the latter two of which are shown in Figure 2 . The four input images (Figure 2(a) ) and ground-truth references (Figure 2 (c)) were chosen from the widely used Middlebury Stereo Vision dataset, which provides a collection of stereo image resources for experimental purposes (Scharstein and Szeliski 2002) . The depth maps output from our algorithm are shown in Figure 2 To analyze the effects of multi-threading and core scaling on the platform, experimentation with the algorithm described earlier in the text is presented in the following section. 
EXPERIMENTAL CHARACTERIZATION OF MANY-CORE PERFORMANCE
AND POWER CONSUMPTION State-of-the-art commercial embedded platforms do not feature high core counts, especially in architectures where cores are individually configurable, therefore in emulation of future embedded many-core systems, the 61-core Intel Xeon Phi coprocessor is used as a demonstrative platform for core scaling (Intel 2015) . Although it is not strictly an embedded platform from an energy efficiency perspective, it is characteristic of the many-core parallel architectures that may feature in future embedded platforms, which is why it is used in this experimentation.
To highlight the importance of system optimization for highly (but not embarrassingly) parallel algorithms, Figure 3 shows the power and performance tradeoffs for running the DE algorithm on the Xeon Phi. Performance is defined as the Frames-Per-Second (fps) computed by the algorithm. Each point shows the performance and power consumption when executing the algorithm at each core count and frequency, sweeping active core number in intervals of 4 and frequency from 619MHz through nine intervals to 1,238MHz. The labels attached to points show the number of active cores used at those operating points. Figure 3 shows that there is a 46W range in power consumption and over 15× range in performance that is attainable by operating at different frequency or core allocation points. Above 32 cores, speed-up of the algorithm from core scaling decreases and absolute performance drops towards 60 cores. Limitations in the scalability of the algorithm must be considered as well as the memory and interconnect subsystem of the MIC architecture, which is in a ring-main configuration. The implementation of the algorithm means that the entire cost volume must be accessed from main memory and stored again between each of the four stages. When 60 cores attempt to access this data at once, the memory subsystem, rather than the number of cores, is the limiting factor. This problem may be alleviated by reprogramming the application. In lieu of this, a runtime modeling approach can be used to find the optimal operating point.
Four example operating points are shown in Table 2 . Going from p1 to p2 can achieved similar performance (0.287 to 0.327) but with a 22% reduction in power consumption. Similarly, moving from p3 to p4 can yield a 3.1 times improvement in performance at approximately the same power consumption. For this application, using the maximum number of cores at maximum frequency (60 cores at 1238MHz) does not yield the highest performance, yet it does consume the highest power. Therefore, DVFS alone is not sufficient to optimize power and performance. The next section introduces adaptive runtime management, which controls both frequency and core count to meet a target performance set by the DE algorithm. Figure 4 shows the block diagram for the runtime optimization approach, highlighting the interactions between the application, runtime and hardware. The performance target of the application and power constraint of the system are communicated to the runtime layer through the application and system monitors framework. Adaptation of the core number and frequency is provided through the system and application controls framework. The runtime manager (RTM) consists of two components: a learning-based power/performance model and a runtime controller. These two components are explained in more detail in Sections 5.1 and 5.2.
PROPOSED ADAPTIVE RUNTIME MANAGEMENT
Runtime Power and Performance Model
The runtime model emulates the current application and hardware configuration of the system (i.e., the DE algorithm on the Xeon Phi platform). Statically generated models can provide better accuracy and a more detailed operating space but involve extensive offline profiling of individual applications, as in . A runtime model enables flexibility in the application-system configuration as it can be relearned with a lower overhead than offline profiling, this benefit grows as the search space increases (Curtis-Maury et al. 2008 ). In addition, a runtime model can be relearned if new applications begin executing or existing applications are updated. Through careful design of the runtime models, high accuracy can be achieved with low overhead (Section 5.2 and Section 6.2). Hence, our approach uses a runtime model as a critical component for energy-efficient adaptation . Such a runtime model enables the prediction of power-performance tradeoffs under different operating conditions. The model is learned using runtime measurements from power sensors and application performance measurements. Figure 5 shows how the model is learned using linear regression in four steps. The modeling starts by varying the operating frequencies and number of active cores (step 1). For every frame, current and latency measurements are captured from the power sensors and the application (step 2). The measurements are used to test the hypotheses of the regression process until the learning interval is complete (Section 5.2 justifies the choice of the learning interval). After this interval, current and latency models are generated for the given application running on the platform (step 3). These models are combined to derive the power and performance models (step 4). 
Model
Hypothesis
Linear regression is used to establish a relationship between the dependent variables of the system (power and performance) and their associated independent predictor variables (i.e., number of cores, VF levels, etc.) (Cohen et al. 2013) . The relationship is defined by a hypothesis function as
where x i is a predictor, n is the number of predictors, θ i is a fitting coefficient, and X and Θ T X are the matrix representations of x i and θ i . The Θ values need to be chosen to minimize the meansquared prediction error (J (θ )) of the hypothesis in Equation (6), which is given by
where y is the measured value and m is number of learning samples. J (θ ) is minimum when its gradient becomes 0. Hence, from Equation (7) the gradient of J (θ ) can be defined as:
From Equation (8), the fitting coefficients Θ of the hypothesis in Equation (6) can then be computed as
From Equation (9), the computation complexity of the regression-based modeling is O (n 2 × m), where n is the number of predictors and m is the number of learning samples. Hence, to achieve a fast runtime model both n and m need to be small. In this work, two predictors are used: number of cores (c) and frequency (f ), together with the intercept; hence, n=3.
Performance and power are not linear functions of frequency and the number of cores; therefore we first generate models for output current (i) and latency (τ ) and then build performance and power models from these. Table 3 shows the different hypotheses used to generate the models. Column 1 shows the target model and column 2 shows the hypothesis used. These models and their hypotheses are explained further as follows: The supply voltage used in these hypotheses (Table 3) is derived as a direct function of the operating frequency as it is fixed by the frequency controller based on the selected frequency. The regression-based learning of the power/performance tradeoffs and their validations are further detailed in Section 5.2 where we demonstrate the impact that the number of learning samples has on the model prediction accuracy and associated runtime overheads.
Runtime Model Validation
Validation of the runtime model is carried out in two stages. In the first stage, the hypotheses of Table 3 are established as linear models. The models are then used at runtime in the second stage.
Figures 6(a) and (b) show plots of the measured power and performance of the DE algorithm executing on the platform. Testing across all different frequencies and number of cores would be necessary for a full design-space exploration. However, our runtime model has the advantage that only a subset of these operating points, highlighted in red, are required as training samples to generate the power and performance models of Figures 6(c) and (d) through the hypotheses of Table 3 . The models show predicted power and performance values across the full range of operating conditions. During application execution, the runtime models are used if the application or system constraints change to determine the new predicted optimal operating point.
The modeled values exhibit a high degree of correlation with the measured values. This is because the runtime model is generated using realistic component models of current (I ) and latency (τ ) from measured data. The accuracy of this model depends on a number of factors; the number of samples acquired, the number of predictors, and the underlying relationships between current, latency, performance, and power. Figure 7 shows how many training points (frequency and core number) is required to achieve error convergence and low absolute power (Figure 7(a) ) and performance (Figure 7(b) ) modeling errors. The x-axis shows the number of core training points, and the bars show the different number of frequency training points. The total number of training points is the product of the core and frequency training points. Modeling error is calculated using a comparison between the predicted power and performance values and measured data under the same conditions. The validation dataset is exclusive of the training samples used to generate the models. The modeling error in terms of miss-prediction reduces with an increase in the number of training points. Convergence of the modeling error is significant after four core and three frequency training points. This is deemed as when the reduction in power and performance modeling error is less than 0.5% between training samples. The absolute performance and power model errors at this point are 5.95% and 4.25%, respectively. This result shows that the runtime models require a low convergence interval of only 12 training points. This is because regression with a small number of predictors is rigid and the variance in the model is small (Draper and Smith 1998) . The high modeling accuracy helps the runtime manager to achieve near-optimal operational conditions. A demonstration of this is presented in Section 6. Fig. 6 . Plots of measured power (a) and performance (b) with training data highlighted in red, and runtime models for power (c) and performance (d) generated from training data. Fig. 7 . Evaluation of how increasing the number of training samples for both core count and frequency reduces the power and performance modeling error.
Runtime Optimization
The runtime model enables optimization of power and performance at runtime through DVFS and core controls. Using the model coefficients, the runtime controller uses a gradient-descent based search in the optimization space to predict the number of cores and frequency given a power or performance constraint. Algorithm 2 shows example pseudo-code for the gradient-descent process when a performance target is used as the input. The objective is to find the minimum power point, frequency, and core number. The operating frequencies (f n ) and number of cores (c n ) are initialized (line 1). These are updated by a gradient descent (lines 3 and 4) . The learning rate (α) in the algorithm is also initialized to a high value to ensure a fast convergence. While the updated F per f exceeds the specified performance target (line 5), the learning rate is reduced (line 6) and f n and c n are updated by another gradient descent (lines 7 and 8). Predictions and updates are continued until the minimum performance target is met. The operating frequency and number of cores that provides the minimum power consumption while meeting the specified performance target are returned (f n , c n ).
ALGORITHM 2: Gradient Descent-Based Performance Constrained Power Optimization through DVFS and Core Control.
Input: Performance Requirement: Per f r eq Output: Minimum power point: Pwr min , operating freq: f and number of cores: c 1 Initialize:f n , c n and learning rate:
An example of DVFS and core controls through Algorithm 2 is shown in Figure 8 (a) and illustrates how the gradient descent algorithm finds the optimum operating point. Power consumption is shown using an overlaid color map and the performance level is shown with contour lines. To determine the optimal DVFS controls and core allocation, the power and performance are predicted using the lowest operating frequencies (f i ) and core allocation (c i ) initially. For each next operating frequency during the search, the step size is reduced with the gradient. The gradient-descent heuristic search starts at one core with an operating frequency of 619MHz, giving 0.017 predicted fps and 11W, followed by 8 cores at 619MHz giving 0.12fps and 13W. The process continues until it converges at 41 cores with a closest operating frequency of 1238MHz giving the highest performance of 0.99fps and an average power consumption of 57W. Figure 8( b) demonstrates another example of the same algorithm applied with a performance target. This time the search only continues until the performance constraint is met, at which point the corresponding operating frequency and core allocation is selected (40 cores at 952MHz). The effectiveness of runtime optimization of core number and DVFS controls is further validated in Section 6.
EXPERIMENTAL RESULTS-ADAPTIVE RUNTIME MANAGEMENT
This section examines the effectiveness of the proposed approach and its overheads and verifies the accuracy of the DE algorithm's output. The proposed runtime approach is engineered into a prototype runtime manager and framework as part of a complete system; implementing application, runtime, and hardware on the Xeon Phi platform. The platform uses the same voltage-frequency island for all the cores. The operating frequency can be varied from 619MHz to 1238MHz in nine steps, and the corresponding voltage varies from 0.995V to 1.060V. The relationship between the supply voltage v and operation frequency f has been found empirically and can be approximated as v (V ) = 0.93 + 0.11f , where frequency is in GHz. Core allocation and DVFS is controlled through the runtime manager using the runtime power/performance model.
Online Adaptation of the Disparity Estimation Algorithm
In Section 4, the algorithm's power-performance operating space was characterized. This section demonstrates the online adaptation process that the RTM operates as part of a complete system. After runtime modeling of the algorithm's power and performance tradeoffs is completed, the proposed approach can adapt to changes in the performance target through selection of the most energy-efficient core allocation and DVFS control settings. These properties are demonstrated in the three time series graphs of Figure 9 . Furthermore, a comparison is made to the default Linux frequency governor and scheduler. These experiments are shown as dashed lines.
Changes in target performance are driven by external factors and depend on the particular application. In our case, a higher performance may be required to enable the system to calculate the depth of objects in the scene moving at a higher speed. Adaptation to changes in the performance target can be seen in the top series of Figure 9 where the measured performance tracks the target as it changes over time. The average absolute error in measured performance is 5.56%. Excluding occasions when the measured performance exceeds the target performance, which is not considered a penalty, this error drops to 1.16%. Performance of the application under Linux is manually matched to the target to allow the governor to make DVFS changes once frame processing is complete, and, as a result, the measured performance tracks the target. The online adaptation of the number of active cores and their frequency is shown in the second series of Figure 9 . The RTM uses the power/performance model to predict which operating point will give the target performance with the lowest power consumption. Fluctuations in the core number and frequency are due to the selection of overlapping of operating points, in terms of power and performance, between a high number of cores at a low frequency and a lower number of cores at a higher frequency. For example, at 112s a target of 0.31fps leads to 12 cores at 1048MHz, whereas at 154s, the similar target of 0.34 selects 28 cores at 667MHz. The section of operating points is non-trivial, and so the RTM model is required to capture the power and performance tradeoffs between DVFS and core scaling. The final series shows the measured average power and energy consumed per frame as the performance target fluctuates for both the proposed approach and the default Linux. To achieve the same performance, the proposed approach can reduce average power consumption by 27.8% and increase energy efficiency by 30.04%. The proposed approach consistently gives lower power consumption and increased energy efficiency across the entire range of performance targets. This is due to the core scaling ability of the RTM and its rigorous control of frequency.
Comparison to existing work, in terms of percentage power and energy saving, is detailed in Table 4 . For each work, percentage savings were reported explicitly in the literature and relate to a comparison made between the proposed approach and a baseline/unmanaged configuration. The proposed approach gives higher power and energy savings compared to all other online approaches. Fu and Wang (2011) report higher percentage power savings; however, this work relies on an extensive offline profiling component, and therefore it is not compatible with dynamic workloads. The short training phase for our approach enables the runtime model to be learned at the beginning of execution and relearned should the workload change. This property is discussed in more detail in the following section. Power and energy saving is not considered for works which perform runtime management on stereo matching algorithms Mariani et al. 2010 ).
Runtime Manager Overheads
The proposed approach incurs runtime overheads due to the training phase and adaptation steps, including the optimization and control operations. As established in Section 5.2, collecting training data takes a period of 12 frames, which must be completed before optimization begins. Training time is dependent on the execution time of a single cycle of the application; for disparity estimation, it takes approximately 10s depending on the exact operating points, which are used as training frames. Learning the runtime model incurs an overhead of 2ms to calculate the linear regression coefficients. Runtime adaptation exhibits the average overhead of 2.4ms due to the gradient-descent based search operation performed on the runtime model. Adaptation only takes place when the performance target or power constraint is changed. For a 200-frame video sample, as used in , training with the proposed runtime approach has a 6% overhead in terms of the number of frames used. By comparison, an offline profiling approach has an overhead of 67.5% to map the complete operating space. This equates to an order of minutes in real time due to the need to sample all of the lowest performing configurations. Table 5 shows how our approach compares to a runtime resource management method where overheads are reported ). We present expected training times for our application and platform (to test all the required operating points). For adaptation overheads, we predict the behavior of our RTM operating in their workload scenario where six changes in performance requirement occur, and therefore we would see an overhead of 14.4ms (4.8%) over the 300s experiment time.
CONCLUSIONS
This work shows that runtime modeling is a critical component for the optimization of manycore systems executing parallel applications, enabling runtime adaptation and control of tuning parameters. In particular, this article has analyzed the implementation of a parallel disparity estimation algorithm on the Intel Xeon Phi many-core platform to demonstrate a 46W range in power consumption and 15× range in performance, motivating the need for runtime management. An adaptive runtime power and performance optimization approach has been presented to reduce the power consumption of the system. We have reported a performance and power tradeoff, demonstrating that it is possible to achieve the same performance with lower power consumption and higher energy efficiency by optimizing frequency and core allocation. In addition, our runtimebased modeling approach has a low training overhead of only 12 frames to achieve error convergence and an online adaptation overhead of 4.8%.
